Скачать с ютуб Latch-Up phenomenon in CMOS circuits and Prevention Techniques в хорошем качестве

Latch-Up phenomenon in CMOS circuits and Prevention Techniques

This video explains the Latch-Up concept in CMOS circuits. Latch-Up is extremely important basic concept that every Electronics student, VLSI Engineer must understand. If it's not prevented, the device will not function properly and in the worst case this adverse effect can heat up and destroy the circuit. This phenomenon is usually difficult to understand grasp at once. So, I encourage you to watch the video multiple times if not satisfied at once. Most of the images in the video are taken from two main textbooks: CMOS circuit design, Layout and Simulation by R. Jacob Baker CMOS Logic Circuit Design by John P. Uyemura I also encourage you to go through these books. Chapters in the video: 0:00 | Introduction 0:43 | CMOS Inverter Layout and P-N juntions 4:38 | Parasitic Thyristor 5:48 | Complete Model of Latch-Up Circuit 12:04 | Prevention Techniques 14:26 | Well Tap cells If it is helpful, please share and like the video and don't forget to subscribe!!.